

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/651,310	08/30/2000	Shunpei Yamazaki	07977/151002/US3339D1	2287	
7	590 10/27/2004		EXAM	INER	
Scott C Harri	S		PARKER, K	ENNETH	
Fish & Richardson PC 4350 La Jolla Village Drive Suite 500					
			ART UNIT	PAPER NUMBER	
San Diego, CA 92122		2871			

DATE MAILED: 10/27/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

TECHNOLOGY CENTER 2800

•	Application No.	Applicant(s)			
Office Action Summany	09/651,310	YAMAZAKI, SHUNPEI			
Office Action Summary	Examiner	Art Unit			
	Kenneth A Parker	2871			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filled, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1)⊠ Responsive to communication(s) filed on 19 Ju	<u>ıly</u> 2004.				
2a)⊠ This action is FINAL . 2b)□ This	action is non-final.				
3) Since this application is in condition for allowar	nce except for formal matters, pro	secution as to the merits is			
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Disposition of Claims	·				
4)⊠ Claim(s) <u>1-8,10,11,15,19,22-34,36 and 37</u> is/a	re pending in the application.				
4a) Of the above claim(s) is/are withdraw					
5) Claim(s) is/are allowed.					
6) ☑ Claim(s) <u>1-8,10,11,15,19,22-34,36 and 37</u> is/ar	re rejected.				
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	r election requirement.				
Application Papers					
9) The specification is objected to by the Examine	r.	·			
10) The drawing(s) filed on is/are: a) acce		Examiner.			
Applicant may not request that any objection to the					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the Ex					
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). 					
* See the attached detailed Office action for a list	of the certified copies not receive	d.			
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary (Paper No(s)/Mail Da				
2) Notice of Dransperson's Patent Drawing Review (P10-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		atent Application (PTO-152)			

Art Unit: 2871

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obvious to one of ordinary skill ness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious to one of ordinary skill at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims1, 3-5, 8, 10, 15, 22, 24-30, 31-32, are rejected under 35 U.S.C. 103(a) as being unpatentable over Misawa 5250931 in view of Lebrun et al 5606194, Adachi et al, 5155612, Kondo 5625473 and Nishiguchi et al 5621553.

Claim 1 is written to A display device comprising: a pair of substrates; an active matrix circuit and peripheral driver circuit provided on one of the pair of the substrates; and a sealing member formed substrates so to seal the peripheral driver circuit, with sealing member being capable light blocking wherein said sealing member comprises a **pigment for light blocking**. Claim 8 is an electronic device comprising: first substrate and a second substrate; a driver circuit region formed on said first substrate, said diver circuit region <u>having at least one of</u> a register circuit, NAND circuit, level shifter circuit and a buffer circuit; an active matrix region formed on said first substrate, said active matrix region having at least a pixel; a sealing member formed between said first and second substrates, said sealing member bonding said first and second substrates and covering said driver circuit region; wherein said sealing member

Art Unit: 2871

shields said wherein said sealing member comprises a pigment for light blocking. Clam 16 is a display device comprising: at least a first substrate and a second substrate; formed on said first a driver circuit region substrate, said diver circuit region having at least a register circuit, a NAND circuit, a level shifter circuit, OR a buffer circuit, wherein at least a CMOS transistor is formed in driver circuit region, CMOS thin film transistor and a first n-channel p-channel thin film transistor; an active matrix region formed said first substrate, said active matrix region having at least a pixel, wherein a second p-channel film transistor formed in said pixel; a sealing member formed between said first and second substrates and covering said driver circuit region; and sealing member bonding said first and second wherein said sealing member comprises pigment light blocking and wherein said sealing member shields said driver circuit region from light.

Misawa discloses a liquid crystal device with P and N type cmos transistors in the driver circuits which include a buffer, and P or N drivers in the active region. The device includes the use as a projectior, and is not shown with a black matrix. Lacking is the sealant over the circuit with a pigment for blocking light. Lebrun et al teaches that using a sealant over the circuit (figure 1) enables the low cost protection, and having the sealant be opaque gives the added benefit of protecting the circuit from light. Therefore it would have been obvious to one of ordinary skill, in the device of Misawa, to employ an opaque seal for enclosing the liquid crystal and bonding the substrate to cover the circuit for the low cost protection form the environment and light. Still lacking is the use of a pigment.

Art Unit: 2871

Adachi et al teaches that the sealants need to be able to block light, and adds pigments to the dyes to assure sufficient light blocking (col. 7, lines 16-20). Therefore it would have been obvious to one of ordinary skill, in the device of Hayashi, to use a light blocking sealant with coloring agents (pigment), to ensure sufficient light blocking as taught by Adachi et al. Many of the low cost conventional sealants, such as polyimide and acrylic require pigment pigments to block light. Therefore, it would have been obvious to one of ordinary skill to employ pigments in order to enable use of the conventional low cost materials.

The rejection can be viewed as Lebrun in view of Misawa and the two secondary references Adachi and Castleberry, both provided to show the well known nature of the use of dyes for creating light blocking sealants. Misawa teaches that their CMOS active matrix and drivers enables low cost with a high reliability and resolution (column 2, lines 38-40). Therefore, it would have been obvious to one of ordinary skill, in the device of Lebrun, to employ the CMOS active matrix and driver structure of Misawa for the benefits of low cost with a high reliability and resolution. This teaching of Misawa was, at the time of invention, notoriously well known, and would have been further obvious to one of ordinary skill for that reason. For this version, still lacking is the use of a pigment. Adachi et al teaches that the sealants need to be able to block light, and adds pigments to the dyes to assure sufficient light blocking (col. 7, lines 16-20). Therefore it would have been obvious to one of ordinary skill, in the device of Hayashi, to use a light blocking sealant with coloring agents (pigment), to ensure sufficient light blocking as taught by Adachi et al.

Art Unit: 2871

Sealants were conventionally put on alignment layers, avoiding unnecessary processing to remove them in the areas where the light blocking layers are form. The references to Kondo and Nishiguchi et al evidence this. Therefore it would have been obvious, in the devices of Misawa as modified above (or Lebrun for the reversed situation), to put the sealant above the alignment layers to avoid having to remove them.

Claims 5, 7, 15 and 21 are a display device according to claim 1 wherein the substrates are bonded each other with the sealing member and a device according to claim 1 further comprising a liquid crystal material between the substrates, wherein the sealing member seals the liquid crystal material and claim 15 is a device according claim 8 further comprising liquid crystal material injected between the first and the second substrate. Claim 21 is a device according claim 16 further comprising a liquid crystal material injected between the first substrate and the second substrate. These are met by Misawa as modified by Lebrun as the Misawa is modified to include the light blocking seal of Lebrun which provides these functions. Claims 10 and 18 are a device according to claim 8 wherein said shift register circuit comprises least a clocked inverter and inverter. As the shift register is part of the OR, so is met by the buffer whether or not this claim language is met. Regarding claim 14 which is an electronic device according to claim 8 wherein said device is a projector, the projector is explicitly taught by the Misawa. Claim 3 is a display device according claim 1 wherein one of an electrode or a wiring line connected to a source or drain of a thin-film transistor formed in the matrix circuit is one of a metal film, a

Art Unit: 2871

semiconductor film, and a silicide film, and wherein a light blocking film for the thin-film transistor is formed by using the one the of the metal film, the semiconductor film, and a silicide film. This is met by the combined references as the secondary reference places a light blocking film over all of the elements of the driver circuit.

Claim 4 is a display device according to claim 1 wherein said pair of the substrates are glass substrates or quartz substrates. These were the conventionally used materials, and would have been obvious to one of ordinary skill for that reason.

Inverters were conventionally used as a fundamental building block required to build driving circuits, and so to the reason to use them was to use the use the established technology. Therefore it would have been obvious, in the device of the references above, to employ inverters as was conventionally used for the benefit of using the established technology.

Claims 2, 6, 7, 11 and 19, 23, 33-34, 36-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Misawa 5250931in view in view of Lebrun et al 5606194, Adachi et al, 5155612, Kondo 5625473 and Nishiguchi et al 5621553 as applied above, and further in view of Wakai 5003356.

Claims 2, 9 and 7 are a display device according claim 1 wherein active matrix circuit has pixels arranged in matrix form, and wherein regions in each of the pixels where source lines and drain lines overlap with a pixel electrode form a black matrix. Claim 9 is a device according to claim 8 wherein said device does

Art Unit: 2871

not include a black matrix. Claim 17 is a device according to claim 16 wherein said device does not include a black matrix. The use of the pixels overlapping the gate and source lines was a notoriously well known method of providing a low cost black matrix in liquid crystal devices. This is evidenced by Wakai. Therefore it would have been obvious to one of ordinary skill to overlap these for the benefit of the low cost.

Claims 6, 11 and 19 are a device according to claim 1 further comprising: at least CMOS transistor formed in the driver circuit region, said CMOS transistor having an n-channel thin film transistor and a p-channel thin transistor; a film transistor formed in each pixel in the active matrix circuit, said thin film transistor having at an active layer, to said active layer, a gate electrode adjacent to said gate insulating film, wherein light blocking film is formed said gate electrode. Claim 19 is substantially a device according to claim 16 wherein, said first pchannel thin film transistor comprises, first source region and a first drain region formed over said first substrate, a first channel forming region formed between said first region and source regions, a first gate insulating region formed adjacent to said source and drain regions and said first channel forming region, a first gate electrode formed adjacent to said first gate insulating film, said n-channel thin film transistor comprises, a third region and a third drain region formed over said first substrate, a third channel forming region formed between said third source and drain regions, a third gate insulating region formed adjacent to said third source and drain regions and said third channel forming region, a third gate electrode formed adjacent to said third gate insulating film, said second p-

Art Unit: 2871

channel thin film transistor comprises, second source region and a second drain region formed over said first substrate, a second channel forming region formed between second source and drain regions, second gate said second source and drain regions and second channel forming region second gate electrode formed adjacent said second gate insulating film, wherein a second gate electrode, with light blocking film is formed. Claim 11 is a device according claim 8 further comprising: at least a CMOS transistor formed in said driver circuit region, said CMOS transistor having an n-channel thin transistor and a p-channel thin transistor; a thin film transistor formed in said pixel, said thin film transistor having at least an active layer, a gate insulating film adjacent said active layer, a gate electrode adjacent to said gate insulating film, and further comprising a light blocking film formed over said gate electrode. It was well known to employ a light block as claimed to prevent light activation. This is evidenced by Wakai, which teaches such a structure for this benefit (figure 13 and related discussion). Therefore would have been obvious to one of ordinary skill to use a metal light block near the gate for the reasons taught by Wakai and well known in the art.

Sealants were conventionally put on alignment layers, avoiding unnecessary processing to remove them in the areas where the light blocking layers are form. The references to Kondo and Nishiguchi et al evidence this. Therefore it would have been obvious, in the devices of Misawa as modified above (or Lebrun for the reversed situation), to put the sealant above the alignment layers to avoid having to remove them.

Art Unit: 2871

Response to Arguments

Applicant's arguments with respect to the claims have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kenneth A Parker whose telephone number is 571-272-2298. The examiner can normally be reached on M-F 10:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on 571-272-2293. The fax

Art Unit: 2871

phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Wenneth A Parker Primary Examiner Art Unit 2871 Page 10

Notice of References Cited Application/Control No. O9/651,310 Examiner Art Unit Page 1 of 1 Replication/Control No. Applicant(s)/Patent Under Reexamination YAMAZAKI, SHUNPEI Examiner Art Unit Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,854,663	12-1998	Oh et al.	349/42
	В	US-5,745,202	04-1998	Yamauchi et al.	349/110
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 02139523 A	05-1990	Japan	SAITO et al.	G02F 01/1339
	0	JP 04285915 A	10-1992	Japan	TORIGOE, TSUNEMITSU	G02F 01/1339
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U				
	٧				
	w				
	x				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

PAT-NO:

JP404285915A

DOCUMENT-IDENTIFIER:

JP 04285915 A

TITLE:

LIOUID CRYSTAL DISPLAY ELEMENT

PUBN-DATE:

October 12, 1992

INVENTOR-INFORMATION:

NAME

TORIGOE, TSUNEMITSU

ASSIGNEE-INFORMATION:

NAME

COUNTRY

ALPS ELECTRIC CO LTD

N/A

APPL-NO:

JP03119552

APPL-DATE:

March 14, 1991

INT-CL (IPC): G02F001/1339

US-CL-CURRENT: 349/153, 349/155

ABSTRACT:

PURPOSE: To surely prevent the light leakage from a sealing material without adversely affecting the printability of a sealing material and the orientation of a liquid crystal by adding a specific amt. of carbon powder into the sealing material and adding a specific amt. of black spacers thereto.

CONSTITUTION: An epoxy resin 6 as a thermosetting resin added with the carbon powder 7 and the black spacers 8 is used as the sealing material 3 which is provided between an upper electrode substrate 1 and a lower electrode

substrate 2 of the liquid crystal display element and is used to adhere these electrode substrates 1, 2. The carbon powder 7 is added at 0.5 to 1.0wt.% to this sealing material and the black spacers having the grain size slightly smaller than the gap between the two electrode substrate s 1, 2 is added at 5 to 10wt.% thereto. The black spacers 5 are formed by coating the surfaces of spherical divinyl benzene resins 8a with a coloring material 8b. The light transparency of the sealing material 3 is drastically lowered in this way without impairing the printability.

COPYRIGHT: (C) 1992, JPO&Japio

(19) 日本国特許庁 (JP)

G02F 1/1339

(12) 公開特許公報(A)

(11)特許出願公開番号

特開平4-285915

(43)公開日 平成4年(1992)10月12日

(51) Int.Cl.⁵

職別記号 500 庁内整理番号 7724-2K FΙ

技術表示箇所

審査請求 未請求 請求項の数1(全 3 頁)

(21)出願番号

特願平3-119552

(22)出願日

平成3年(1991)3月14日

(71)出願人 000010098

アルプス電気株式会社

東京都大田区雪谷大塚町1番7号

(72)発明者 鳥越 恒光

東京都大田区雪谷大塚町1番7号 アルブ

ス電気株式会社内

(74)代理人 弁理士 武 顕次郎


(54) 【発明の名称】 液晶表示素子

(57)【要約】

【目的】 LCDのシール材中に添加するカーボン粉の量を抑えつつ該シール材の遮光性を高めることにより、シール材の印刷性や液晶の配向に悪影響を及ぼすことなく該シール材からの光洩れを確実に防止できるようにする。

【構成】 シール材3中に、カーボン粉7を0.5~ 1.0重量%添加するとともに、粒径が両電極基板1,2間のギャツプ以下で黒色を呈する黒色スペーサ8を5~10重量%添加した。

【图 1]



1:上電極基板

2:下電極基板

3:シール材

6: エポキシ樹脂

ア:カーボン粉

8: 黒色スペーサ

1

【特許請求の範囲】

【請求項1】 シール材を介して積層・接着された2枚 の電極基板の間に液晶を封入してなり、両電極基板間に **電圧を印加することにより表示パターンを照光せしめる** 液晶表示素子において、上記シール材中に、カーボン粉 が0.5~1.0重量%添加してあるとともに、粒径が 上記両電極基板間のギヤツブ以下で黒色を呈する黒色ス ペーサが5~10重量%添加してあることを特徴とする 液晶表示素子。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、2枚の電極基板間に電 圧を印加することにより表示パターンを照光せしめるネ ガ表示タイプの液晶表示素子(以下、LCDと略称)に 係り、特にそのシール材に関する。

[0002]

【従来の技術】この種のLCDは図3に示す如く、ガラ ス板等に透明電極をパターニングしてなる上電極基板1 および下電極基板2と、両電極基板1、2の対向面の周 縁部どうしを接着しているシール材3と、両電極基板 20 1.2の間でシール材3の内側に封入された液晶4とに よつて基本的に構成されており、電圧無印加時にはこの LCDの全面でパツクライト5は透過不能であるが、両 電極基板 1, 2の電極パターン間に所定の電圧を印加す ると、その部分でパツクライト5がLCDを透過するの で、電極パターンに対応した表示パターンが照光される ようになつている。そして、上記シール材3としては一 般に、エポキシ樹脂等の熱硬化性樹脂が用いられ、これ を上電極基板1もしくは下電極基板2に帯状に印刷した 後、両電極基板1、2を重ね合わせて加圧・加熱するこ とにより、これら両電極基板1,2が所定のギヤツプを 保つて積層・接着され、そこに液晶4を封入してLCD が製造される。なお、かかるLCDのギヤツブ(セルギ ヤツブ) は、両電極基板1,2間に多数個介在させてあ るガラススペーサや樹脂スペーサの粒径によつて規定さ

【0003】ところで、このようなネガ表示タイプのL CDにあつては、電圧が印加される個所以外での光洩れ を確実に防止しなければならないが、実際には、乳白色 を呈するシール材3が10%程度の光透過率を有するた 40 め、このシール材3からの光洩れが表示品位を著しく損 なう要因となつていた。

【0004】そこで従来、特開昭61-215525号 公報に開示されている如く、予めシール材中にカーボン 粉を添加しておくことで、その光透過率を大幅に減じる という提案がなされている。

[0005]

【発明が解決しようとする課題】しかしながら上記従来 提案は、カーボン粉の凝集によりシール材中に空洞が生

く、これを回避するためにカーボン粉の添加量を増やす と、シール材の印刷性が極端に悪くなるという不具合が あつた。また、シール材中にカーポン粉が多く添加され ている場合、該シール材の近傍で液晶の配向不良が惹起 される可能性があるので、信頼性を損なう要因となつて

【0006】本発明はこのような事情に鑑みてなされた もので、その目的は、シール材の印刷性や液晶の配向に 悪影響を及ぼすことなく該シール材からの光洩れを確実 10 に防止できるネガ表示タイプのLCDを提供することに

[0007]

いた。

【課題を解決するための手段】上記した本発明の目的 は、シール材中に、カーボン粉を0.5~1.0重量% 添加するとともに、粒径が両電極基板間のギヤツブ以下 で黒色を呈する黒色スペーサを5~10重量%添加する ことによつて達成される。

[0008]

【作用】カーボン粉の添加量が1重量%以下で、かつ黒 色スペーサの添加量が10重量%以下であれば、シール 材の印刷性や液晶の配向にほとんど影響を及ぼさず、ま た、カーポン粉の凝集によつて生じる空洞に黒色スペー サが入り込んでいくので、光洩れの原因となる該空洞が 少なくなつてシール材の遮光性が高まる。

[0009]

【実施例】以下、本発明の実施例を図に基づいて説明す

【0010】本実施例では図1に示す如く、LCDの上 電極基板1と下電極基板2との間に介設されて両電極基 板1.2を接着するシール材3として、熱硬化性樹脂と してのエポキシ樹脂6にカーボン粉7と黒色スペーサ8 とを添加したものを用いた。ここで、黒色スペーサ8 は、球状のジビニルペンゼン樹脂8aの表面に着色剤8 **りを塗布したもので、この着色剤8bは、アントラキノ** ン系の青の色素とアゾ系の赤紫の色素とアゾ系の黄の色 素との等分混合体である。また、この黒色スペーサ8の 粒径は6μmで、両電極基板1、2間のギヤツブ(セル ギヤツブ) 6. 5μmよりも若干小さく設定されてい

【0011】そして、カーボン粉や黒色スペーサの添加 量が異なる複数種類のシール材について、それぞれLC Dを作製し、当該シール材を透過する光の透過率を測定 した。図2は、カーボン粉を1重量%添加し、黒色スペ ーサを0~10重量%添加した場合の測定結果を示して いる。なお、図2中の測定値Aは比較例で、カーボン粉 と黒色スペーサのいずれをも添加しなかつた場合の測定 結果である。

【0012】上記測定結果ならびにシール材の印刷性を 評価すると、まず、カーボン粉については、その添加量 じてしまうので、この空洞部分で光洩れを起こしやす 50 が1重量%を越えると印刷性が劣化し始め、添加量が .3

0.5 重量%より少ないと光透過率を十分に低減させることができなかつた。また、黒色スペーサについては、添加量が10重量%を越えると印刷性が劣化し始めるものの、図2にも示すようにカーボン粉と併用した場合、添加量が5重量%以上で光透過率を1%以下に低減することができた。

【0013】したがつて、カーボン粉を0.5~1.0 重量%添加するとともに、黒色スペーサを5~10重量%添加することにより、印刷性を損なうことなくシール材の光透過率を激減させ、該シール材からの光洩れを確実に防止することができる。このようにカーボン粉と黒色スペーサとの併用でシール材の遮光性が著しく高まるのは、カーボン粉の凝集によつて生じる空洞に黒色スペーサが入り込むためであると考えられる。また、カーボン粉の添加量が1重量%以下であることからシール材近傍で配向不良を惹起する虞れがなく、よつて印刷性のみならず信頼性も損なわれないという利点がある。

[0014]

[图]

【発明の効果】以上説明したように本発明によれば、シール材中にカーボン粉と黒色スペーサとを適量添加する 20

ことで眩シール材からの光洩れを確実に防止することができ、しかもカーボン粉の添加量が少ないのでシール材の印刷性や液晶の配向への悪影響が回避でき、よつて生産性や信頼性に支障をきたすことなくネガ表示タイプのLCDの表示品位を高めることができる。

【図面の簡単な説明】

【図1】本発明の実施例を説明するための要部断面図で ある。

【図2】本発明の実施例に係る黒色スペーサの添加量と シール材の光透過率との関係を示す特性図である。


【図3】LCDの基本構成を説明するための断面図である。

【符号の説明】

- 1 上電極基板
- 2 下質極基板
- 3 シール材
- 6 エポキシ樹脂
- 7 カーポン粉
- 8 黒色スペーサ

【図1】

【图2】



【図2】

3 { 2 { 6 7 { 8b } 8a } 8

ア: カーボン粉 8: 黒色スペーサ


2: **下電極基板** 3: シール材 6: エホキシ樹脂

型 型 4 6 8 10

黒色スペーサの赤 加曼

[図3]

[図3]



PAT-NO:

JP402139523A

DOCUMENT-IDENTIFIER:

JP 02139523 A

TITLE:

LIQUID CRYSTAL DISPLAY ELEMENT

PUBN-DATE:

May 29, 1990

INVENTOR-INFORMATION:

NAME

SAITO, TAKESHI

MATSUDO, TOSHIMITSU

AZUMA, TAKAO

ASSIGNEE-INFORMATION:

NAME

COUNTRY

HITACHI LTD

N/A

APPL-NO:

JP63292298

APPL-DATE:

November 21, 1988

INT-CL (IPC): G02F001/1339

US-CL-CURRENT: 349/153

ABSTRACT:

PURPOSE: To improve the position accuracy of a display part and to decrease

the man-hours for operation and material cost by forming a sealing material to

a black or nearly black color.

CONSTITUTION: An upper glass substrate 1 formed with an upper electrode 1a

and a lower glass substrate 2 formed with a lower electrode 2a are disposed to

face each other and the circumference thereof is sealed by the sealing material

3. The sealing material 3 is formed by incorporating a dye

of a black or nearly black color into the sealing material. An upper polarizing plate 5 and a lower polarizing plate 6 are stuck to the outer side of the substrates 1, 2. The sealing material 3 absorbs and shuts off light and the display region of a bright contour is obtd.

COPYRIGHT: (C) 1990, JPO&Japio

① 特許出願公開

◎ 公開特許公報(A) 平2-139523

®Int. Cl. 5

識別記号

庁内整理番号

③公開 平成2年(1990)5月29日

G 02 F 1/1339

505

7370-2H

審査請求 未請求 請求項の数 1 (全2頁)

公発明の名称 液晶表示素子

②特 顧 昭63-292298

20出 願 昭63(1988)11月21日

@発明者 斎藤

主 千葉県茂原市早野3300番地 株式会社日立製作所茂原工場

内

@発明者 松戸 利充

千葉県茂原市早野3300番地 株式会社日立製作所茂原工場

内

⑩発 明 者 東

隆雄

千葉県茂原市早野3300番地 株式会社日立製作所茂原工場

内

⑪出 顋 人 株式会社日立製作所

東京都千代田区神田駿河台 4 丁目 6 番地

砚代 理 人 弁理士 小川 勝男 外1名

明 細 葉

1. 発明の名称

液晶表示条子 2. 特許請求の範囲

- 1. 対向配置した 2 枚のガラス基板の周囲をシール材でシールし、内部に液晶を封入してなる液晶表示素子において、前記シール材は、黒色または黒色に近い色よりなることを特徴とする液晶表示素子。
- 3. 発明の詳細な説明

〔産業上の利用分野〕

本発明は液晶表示素子に係り、特に表示領域を 引き立て鮮明な表示を行うための液晶表示素子構 造に関する。

〔 従来の技術 〕

従来、液晶表示素子において、表示領域を引き立て鮮明な表示を行うためには、例えば実開昭50-68679号に示すように、表示面にカバーを付け表示面以外の所を覆つている。

[発明が解決しようとする課題]

上記従来技術は、表示適以外の所を覆うように カパーを設けてなるので、カパーの位置ずれによ つて必要な部分まで裂つてしまつたり、またカパー材料の分、コスト高になるなどの問題があつた。 本発明の目的は、表示部の位置精度の向上、作 業工数及び材料費の低波が図れる液晶表示紫子を 提供することにある。

[課題を解決するための手段]

上記目的は、2枚のガラス基板をシールするシール材を黒色または黒色に近い色にすることにより達成される。

(作用)

シール材は黒色よりなるので、光を吸収遮断する。 これによつて、輪郭の鮮明な表示領域が得られる。

〔夷施例〕

以下、本発明の一実施例を図により説明する。 上電極1 aが形成された上ガラス基板1と下電極2 aが形成された下ガラス基板2とは、電極1 a、2 a面を対向させ、周囲をシール材3でシールし て上下ガラス基板 1 、 2 の間隔を 5 ~ 1 0 μm に 保つている。 C C で、前記シール材 3 は、シール 材料に黒色または黒色に近い色の染料を混入した ものよりなつている。 そして、上下ガラス基板 1 、 2 の内部には液晶 4 が對入され、また上下ガラス 基板 1 、 2 の外側には上偏向板 5 及び下偏向板 6 が貼付けられている。

このように、シール材3は黒色または黒色に近い色よりなるので、光を吸収遮断する。これによって、輪郭の鮮明な表示領域が得られる。またシール材3はスクリーン印刷等で印刷塗布することにより、シールと同時に遮光マスクが完成するので、位置精度が向上すると共に、作業工数及び材料費が低減する。

〔発明の効果〕

本発明によれば、シール材が黒色または黒色に近い色よりなるので、表示領域の輪郭の位置精度が向上すると共に、作業工数及び材料費が低減する。.

4. 図面の簡単な説明

図は本発明の一実施例を示し、第1図は正面図、 第2図は第1図のA - A 練断面図である。

1…上ガラス基板、

2…下ガラス基板、


3…シール材、

4…液晶。


代理人 弁理士 小 川 勝



第 1 図



第 2 図



1:上ガラス基板

2: 下ガラス基板

3: シール材

4: 液晶

AMLCD MODELING AND DISPLAY PERFORMANCE AT IMAGE QUEST TECHNOLOGIES

Glenn Hansen Richard Herke

Image Quest Technologies 48611 Warm Springs Blvd. Fremont, CA 94539

ABSTRACT

Avionic cockpit display applications require AMLCD's having extended and specific viewing angle characteristics. A typical cone is +/-60 degrees horizontal, and 0 to +30 degrees vertical. We used a Berreman 4x4 matrix based model to identify the necessary birefringent film values to optimize the display. The key parameter in the model was maximizing the region where the contrast ratio is greater than 50:1, without distorting the color gamut. We will show how well our current production units match our modeling results.

INTRODUCTION

Active matrix liquid crystal displays (AMLCD's) are finding increasing use in avionic cockpit applications. The requirements [1] for avionic displays are, however, quite different and more stringent than those for commercial displays. This includes the viewing angle requirements. Unlike commercial displays, avionic displays must often be viewed by both pilot and copilot. Thus they require a very wide horizontal field of view. Further, it is typically not possible to tilt the display in the aircraft towards the operator. Hence, an off axis vertical viewing cone is mandated. Naturally, the field of views differ greatly depending upon where the display is placed, and upon the type of aircraft. However, a generic set of requirements can be assembled which can serve as a goal for modeling efforts.

The model that matches these requirements then becomes the standard display configuration, which we can adjust to meet different customer needs.

MODELING RESULTS

In this work we used the modeling program Twist Cell Optics [2] from Kent State University which is based on the fast Berreman 4x4 matrix method. Based on several potential customers requirements we generated the following model goals:

Field of View (FOV)

Horizontal +/- 60 degrees Vertical 0, + 30 degrees

Contrast Ratio

> 20:1 within defined FOV

(maximize >50:1 region)

Chromaticity

 $\Delta r < 0.02$ for colors within FOV $\Delta C^* < 24$ for black state within FOV

No contrast inversion within FOV.

With a few modifications, these requirements would satisfy our current contracts. The chromatic shift Δr above is defined as

$$\Delta r = \sqrt{(u'-u'_{o})^{2} + (v'-v'_{o})^{2}}$$

where u' and v' are the CIE 1976 chromaticity coordinates and u', and v', are the chromaticity

0-7803-3385-3/96 \$5.00 @ 1996 IEEE

RECEIVED

NOV 29 2004

TECHNOLOGY CENTER 2800

*

1

AN EQUAL OPPORTUNITY EMPLOYER

Bldg./Room

U. S. DEPARTMENT OF COMMERCE COMMISSIONER FOR PATENTS

Organization

1

W.A

ij)

9

OFFICIAL BUSINESS

IF UNDELIVERABLE RETURN IN TEN

ALEXANDRIA, VA 22313-1450

P.O. BOX 1450

40 11/22/64 SEND 921222503 1A03 3 TIME EXP RIN TO 8 RICHARDSON PC BL CAMINO REAL EGO CA 92130-2081. FISH350 FORWARD TII :FISH & RI 12390 EL CI

Ŕ¥